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PART ONE
POWER COMBINER
FOUR-TO-ONE POWER COMBINER FOR
20 GHz PHASED ARRAY ANTENNA
USING RADC MMIC PHASE SHIFTERS
The design and microwave simulation of two-to-one and four-
to-one microstrip power combiners is described. The power
combiners were designed for use in a four element phased array
receive antenna subarray at 20 GHz. Four test circuits are
described which were designed to enable testing of the power
combiner and the four element phased array antenna. Test
Circuit I enables measurement of the two-to-one power combiner.
Test Circuit 2 enables measurement of the four-to-one power
combiner. The four element antenna array uses hermetic coaxial
feedthroughs indicated in Figure I for connection between the
antenna patch and the microstrip transmission lines. Test
Circuit 3 enables measurement of a four element antenna array
without phase shifting MMICs in order to characterize the power
combiners with the antenna patch-to-microstrip coaxial
feedthroughs. Test Circuit 4 is the four element phased array
antenna including the RADC MMIC phase shifters and appropriate
interconnects to provide bias voltages and control phase bits.
Several microwave hybrid junctions can be used to divide an
input signal from one port into two or more output signals. The
same circuits can also be used to produce a single output
proportional to the sum of two or more input signals. For a
microstrip implementation a Wilkinson power divider (combiner) is
one of the easiest to fabricate. Rizzi [i] provides an excellent
description of the operation of the Wilkinson power divider.
Details from the description by Rizzi are included below to
explain how the Wilkinson power divider works.
Figure 2 shows the basic Wilkinson power divider. Two
quarter-wave transmission lines are connected to a common port
(port I). The resistor between the other ends of the quarter-
wave transmission lines decouples ports 2 and 3. Because of
symmetry a signal entering port I is divided equally between
ports 2 and 3. A signal entering port 2 is isolated from port 3
but can be transmitted to port i. A signal entering port 3 is
isolated from port 2 but not port I. To match all ports and
obtain isolation between ports 2 and 3 the characteristic
impedance of the quarter-wave transmission line should be
20"5"Zo, and the resistor between ports 2 and 3 should be 2Zo.
The operation of the Wilkinson power divider can be
explained using an even- and odd-mode analysis. In an even- and
odd-mode analysis of a linear multiple-port microwave circuit the
resulting port voltages are determined for excitation at 2 ports
with the same voltage (even-mode excitation) and with voltages
180 ° out of phase (odd-mode excitation). By superposition of the
even- and odd-modes the excitation for one port will cancel and
the resulting voltages for excitation at a single port can be
determined.
Figure 3 shows a circuit used for an even- and odd-mode
analysis of the Wilkinson power divider for a voltage source VG
connected to port 2. For the even-mode excitation points a and b
must be at the same potential and no current flows through the
resistor R. Points d and c may be open circuited without
affecting the even-mode operation. Figure 4 can be used as the
equivalent circuit for even-mode analysis. By choosing the
characteristic impedance of the quarter-wave line as 20"5Zo the
circuit is matched at ports 2 and 3, and Z2e-Z3e-Zo. The even-
mode voltages at the ports are V2e-V3e-VG/4 and VIe--j20"5VG/4.
For the odd-mode excitation the potential of points d and c
is zero and they can be shorted to ground. Figure 5 can be used
as the equivalent circuit for odd-mode analysis. The input to
the quarter-wave shorted line is an open circuit and the input
impedances for the odd-mode are Z2o-Z3o-R/2. For a perfect match
R-2Z o as described above. The odd-mode voltages at the ports are
V2o-VG/4 , V3o--VG/4 , and Vlo-O.
Superimposing the even- and odd-mode solutions for an input
at port 2 yields the following voltages: VI--jV2/20"5 V2-VG/2
P
V3-0 , and Vab-V 2 - V3-V2-VG/2, where Vab is the voltage across
the resistor. For one signal at either port 2 or 3 half of the
power is dissipated in the resistor and half is delivered to
port i. For the ideal Wilkinson power divider the insertion loss
is 3 dB between port 2 and port i or between port 3 and port i.
For signals at both ports 2 and 3 a voltage is produced at port i
proportional to their phasor sum, where VI--j(V 2 + V3)/20"5 The
power associated with the phasor difference is dissipated in the
resistor.
The design of the basic Wilkinson power divider can be made
easier by including half-wave extensions of the resistive element
terminations. Figure 6 shows the design used in Test Circuits I
through 4 for the Wilkinson power divider. The design in
Figure 6 includes the half-wave extension in the manner described
by Abita [2]. The half-wave extensions improve the design by
greatly reducing the parasitic coupling that would otherwise
occur between the quarter-wave sections for the layout of
Figure 2. The half-wave extensions shown in Figure 6 also
provide additional means for adjustment of the circuit
characteristics if desired. One disadvantage resulting from the
half-wave extensions is the larger area required.
The Wilkinson power divider design shown in Figure 6 was
determined using commercially available software. For the
original design of the power divider and simulation of Test
Circuits i, 2, and 3 Touchstone version 1.7 from EESof was used
on an IBM AT personal computer. The frequency range for the
power divider design was based on the frequency range expected
for the MMIC phase shifters. The center frequency expected for
the MMIC phase shifters was 19.7 GHz, and the frequency range
expected was 19.4 to 19.9 GHz. The design of the power divider
shown in Figure 6 was optimized over the frequency range from 18
to 21 GHz.
The substrate dielectric to be used in the fabrication of
Test Circuit i is 99.69 purity A1203, which has a dielectric
constant of 9.95 ± 0.02 and a loss tangent of 0.0002. The
dielectric thickness specified for all test circuits is ten mils.
The conductor thickness specified is 1.5 _m (0.06 mils) of gold.
For a 50_ characteristic impedance the conductor width for the I0
mil AI203 substrate is 9.06 mils. For a 20"5"50_ characteristic
impedance the conductor width is 3.62 mils. In Figure 6 and in
all test circuits the above microstrip widths are rounded off to
9.0 and 3.6 mils. A minimum conductor width of 2.0 mils is
specified for the half-wave extensions, resulting in a
characteristic impedance of about 83n.
The Touchstone program can optimize the values desired for
S parameters or other microwave properties by adjusting the
widths and lengths of designated microstrip transmission line
sections. During the optimization of the power divider design
the above conductor widths (w50-9.0 mils, w14-3.6 mils, and
w12r-2.0 mils in Figure 6) were kept constant and the lengths of
the quarter- and half-wave sections (114, ll2ra, and ll2rb in
Figure 6) were varied. The resulting lengths for the quarter-
and half-wave sections were within 5% of the nominal values
expected at the center frequency of the MMIC phase shifters.
The power divider design indicated in Figure 6 can withstand
significant changes in the value of the thin film isolation
resistor and still provide return losses and isolations less than
-15 dB, with essentially unchanged insertion losses. Based on
fabrication capabilities suggested by manufacturers, a tolerance
of ±10% was specified for the 100n thin film isolation resistor
in all four test circuits. If the deposited thin film resistance
cannot meet the ±I0 tolerance, laser trimming is to be used to
obtain the correct resistance of 100n. Microwave simulations of
Test Circuits i, 2, and 3 are included for the nominal lO0n thin
film resistance as well as the ±10% tolerances described above.
Table i lists the programs used to simulate Test Circuits
i, 2, and 3, as well as the isolation resistance used during the
simulation. The results to be shown below from the programs in
Table i were determined using Touchstone version 2.1 on a
SunSparc i workstation. Touchstone version 2.1 uses a different
microstrip model [3] to determine the effects of dispersion than
used in Touchstone version 1.7 [4]. The difference in microstrip
models resulted in some changes in the S parameters compared to
those originally calculated, but the return losses and isolations
always remained below -15 dB, and the insertion losses were
virtually unchanged.
Figure 7 shows the drawing used to specify the design of
Test Circuit i. Test Circuit i enables measurement of the two-
to-one Wilkinson power divider design indicated in Figure 6. For
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all test circuits Detail A specifies the Wilkinson power divider
design indicated in Figure 6. Test Circuit I consists of a i
inch square alumina substrate. Touchstone program pdivtla is
included in the Appendix as an example of the program used to
simulate Test Circuit i with the nominal i00_ isolation
resistance.
Figures 8, 9, and i0 show the S parameters simulated for
Test Circuit i with the nominal I00_ isolation resistor
(pdivtla), the +10% or Ii0_ resistor (pdivtlb), and the -10% or
90_ resistor (pdivtlc), respectively. For all three figures the
worst return loss ($22) is -19.9 dB, and the worst isolation
($32) simulated is -20.2 dB. The simulated insertion loss ($21)
is about -3.6 dB and varies less than 0.i dB with frequency or
isolation resistance. The ideal insertion loss for a Wilkinson
power divider is -3 dB.
Figure ii shows the drawing used to specify the design of
Test Circuit 2. Test Circuit 2 enables measurement of the four-
to-one power combiner which consists of series connected two-to-
one Wilkinson power dividers indicated in Figure 6 and in
Detail A of Figure Ii. Test Circuits 2, 3, and 4 all use a 2.59
inch by 3 inch alumina substrate. The substrate size was
determined by external connectors for control of the MMIC phase
shifters, and will be discussed below for Test Circuit 4. For
Test Circuits 2, 3, and 4 the output microstrip is the same and
extends to the substrate edge as shown. In Test Circuit 2 the
input microstrip lines were extended to the substrate edge so
measurement of the four-to-one power combiner can be done.
Touchstone program pdivt2a is included in the Appendix as an
example of the program used to simulate Test Circuit 2 with the
nominal I00_ isolation resistance.
Figures 12 through 17 show the S parameters simulated for
Test Circuit 2. For Test Circuits 2 and 3 there are 5 S
parameters possible without repeated values. SII corresponds to
the output return loss; $22 corresponds to the return loss at any
of the four input ports; $21 corresponds to the insertion loss
between any of the four input ports and the output port; $32
corresponds to the isolation between inputs of the same Wilkinson
power dividers; and $42 corresponds to the isolation between
inputs not connected to the same Wilkinson power divider.
Because Touchstone only plots four parameters at a time, two
figures are necessary to show the five S parameters for the
simulation with the nominal i00_ resistor (Figures 12 and 13),
the +10% or iI0_ resistor (Figures 14 and 15), and the -10% or
90_ resistor (Figures 16 and 17).
The worst return loss (SII) simulated is -21.9 dB. The
worst isolation between inputs of the same Wilkinson power
divider ($32) is -18.1 dB. The worst isolation between inputs of
different Wilkinson power divider ($42) is -27.6 dB. The
insertion loss ($21) is about -7.7 dB, and again varies less than
0.i dB with frequency or isolation resistance. The ideal
insertion loss expected with the series connected Wilkinson power
dividers is -6 dB.
Figure 18 shows the drawing used to specify the design of
Test Circuit 3. Test Circuit 3 enables measurement of a four
element antenna array without phase shifting MMICs in order to
characterize the antenna patch-to-microstrip coaxial
feedthroughs. The coaxial feedthroughs were indicated in the
Feedthrough Cross-Section drawing in Figure i. The coaxial
feedthroughs are also indicated below in the Assembly Drawing for
Test Circuit 4 shown in Figure 26. The spacing of the patch
antennas and feedthroughs is one inch in Test Circuits 3 and 4.
The Touchstone simulation of Test Circuit 3 does not
consider the effects of the feedthroughs or patch antennas, and
is essentially the simulation used for Test Circuit 2 with
shorter microstrip input lines. Touchstone program pdivt3a is
included in the Appendix as an example of the program used to
simulate Test Circuit 3 with the nominal I00_ isolation
resistance.
Figures 19 through 24 show the S parameters simulated for
Test Circuit 3. Figures 19 and 20 show simulations for the
nominal 100_ resistor. Figures 21 and 22 show simulations for
the +10% or ii0_ resistor. Figures 23 and 24 show simulations
for the -10% or 90_ resistor.
.
The worst return loss (SII) simulated is -21.4 dB. The
worst isolation between inputs of the same Wilkinson power
divider ($32) is -17.0 dB. The worst isolation between inputs of
different Wilkinson power dividers ($42) is -26.4 dB. The
insertion loss ($21) is about -7.3 dB, and varies less than
0.i dB with variations in frequency or isolation resistance.
Figure 25 shows Test Circuit 4. Test Circuit 4 is the four
element phased array receive antenna subarray and includes the
MMIC phase shifters and interconnects to provide bias voltages
and control phase bits. Figure 26 indicates the Assembly Drawing
of Test Circuit 4. "The MMIC phase shifters are inserted in the
MMIC cavities shown in Figures 25 and 26. The spacing of the
bias lines indicated at the MMIC cavities corresponds to the
bonding pad layout on the MMIC for the various bias lines and
control bits. The bias lines on the alumina substrate are to be
connected to external control circuitry using a 3M printed
circuit board layout card-edge connector (part # 3415). The
spacings required for the card-edge connector determine the
of the bias lines at the edge of the alumina
as well as the overall substrate size for Test
arrangement
substrate,
Circuit 4.
Test Circuit 4 is a phased array antenna subarray
demonstration circuit to show a total system operation of the
various individual components including the patch antennas,
coaxial feedthroughs, the RADC MMIC phase shifters, microstrip
transmission lines and power combining circuitry, dc bias line
interconnections, printed circuit board card edge connectors, and
external control circuitry. For a space qualified mission a
smaller subarray size with reduced area for dc bias line
interconnections and smaller connectors would be necessary.
References
[i]
[2]
[3]
[4]
P.A. Rizzi, Microwave En_ineerin_ passive C%rcuits, pp. 365-
367, Prentice-Hall, Inc., 1988.
J.L. Abita, "Wilkinson Combiner with an Additional Degree of
Freedom," pp. 3-5, Touchstone Users Group.
M. Kirshning and R.H. Jansen, Electronics Letters, Jan. 18,
1982.
W.J. Getsinger, "Measurement and Modeling of the Apparent
Characteristic Impedance of Microstrip," Microwave Theory
and Tech. , vol. MTT-31, Aug. 1983.
Table I
Touchstone Programs Used to Simulate Test Circuits i, 2, and 3
Program Test Circuit
Simulated
Isolation
Resistance (D)
pdivt3a 3 I00
pdivt3b 3 Ii0
pdivt3c 3 90
pdivt2a 2 i00
pdivt2b 2 ii0
pdivt2c 2 90
pdivtla i i00
pdivtlb i ii0
pdivtlc i 90
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Touchstone Sr. (TM) Ver. 2.100.108.2 Config. (100 209365 5100923E8015 0 4319E)
pdivtla.ckt Fri Feb 8 16:32:13 1991
!
!
!
!
!
dim
freq ghz
res oh
ind nh
cap pf
Ing mil
time ps
cond /oh
ang deg
File: pdivtla.ckt
Mike Biedenbender 2/8/91
description: Touchstone simulation for Test Circuit 1
2:1 Wilkinson power combiner designed for 20 GHz
99.6% purity alumina
No laser trimming of the thin film isolation resistor
Simulation for nominal 25 ohm/square sheet resistance to
provide 100 ohm isolation resistor
IDefault Units
I
I
!
var
w50=9.00
w14=3.60
wl2r=2. O0
!
wltfrl=l.5
!
wltfr2=l.5
I14=55
I12ra=62.6
rsa=25
rsa1=25
!
!
!
I
IDefine variables for mlcrostrip widths and lengths
150 ohm transmission 11ne width
!sqrt(2)*50 ohm transmission line width
!minimum width allowed for half-wave lines to isolation resistor
!actual width of the thin film isolation resistor
Inominal width of the thin film isolation resistor
llength of the quarter-wave sqrt(2)*50 ohm trans, line
llength of the trans, llne perpendicular to the thin film res
Inominal sheet resistance of the thin film resistor
lactual sheet resistance of the thin film resistor
!Define equations to determine additional trans line lengths,
llength of thin film resistor
eqn
ll2rc=(lOO*wltfr2)/rsa
!
I wltfrl=wltfr2*rsal/rsa
I
I
ll2rb:(w50/2) + I14 - ((50*wltfr2)/rsa)
I
I
ckt
!
!
I
Ilength of the thin film resistor
Idetermlnes the length of the thin film
Iresistor if laser trimming is used
Itrans llne length to tfr
IDefine dielectric and conductor parameters
msub er=9.9 h=lO t=O.06 rho=l rgh=O
tand tand=O.O002
35
Touchstone Sr. (TM) Ver. 2.100.108.2 Config. (100 20936 5 5100923E 8015 0 4319E)
pdivtla.ckt Fri Feb 8 16:32:13 1991
! IDefine Test Circuit I - wcombl
!
m]in 1 6 w^w50 ]=498.2 Itrans line from combiner output to edge of
ITest Circuit 1
mlln 3 8 w^wSO ]=438.5 Itrans llne from combiner input to edge
mlln 2 13 w^wSO I=438.5 Itrans line from combiner input to edge
mtee 4 5 6 wl^wl4 w2^w]4 w3^w50
mIin 4 7 w^wl4 l^ll4 lquarter wave trans line
mlin 5 14 w^wl4 1^114 lquarter wave trans line
mtee 7 8 9 wl^w]4 w2^w50 w3^w12r
mtee 13 14 15 wl^w50 w2^w]4 w3^wl2r
mlin 9 10 w^wl2r ]^ll2ra Itrans line perpendicular to iso]ation tfr
mIin 15 16 w^wl2r ]^ll2ra Itrans line perpendicular to isolation tfr
mbend2 10 11 w^wl2r
mbend2 16 17 w^wl2r
mlin 11 12 w^wl2r l^ll2rb
mlin 17 18 w^wl2r l^l]2rb
Itrans llne connected to isolation tfr
Itrans line connected to isolation tfr
tfr 12 18 w^wltfrl l^ll2rc rs^rsal f=O Ithin film isolation resistor
def3p 1 2 3 wcombl lend of definition for Test Circuit 1
ISpecify output parameters to determine
out
wcombl dbls11] grl
wcombl db[s21J grla
wcombl db[s22] grl
wcombl db[s32] grl
!
I IDefine frequency range for sweeping and optimization
!
freq
sweep 18 21 0.1
I
I IDefine grids for display
!
grid
range 18 21 0.2
grl -50 0 5
grla -10 0 1
lOptimization used to determine quarter-wave transmission llne
l]ength and width, length of isolation trans lines
ITo optimize, wl4, ]14, and ll2ra must be made variable
IExample: change I14=55 to If4 # 40 55 80
opt
range 18 21
wcombl db[s22] _ -15 1
wcombl db_s32J < -15 1
wcombl db[s12] > -3.2 1
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Touchstone Sr. (TM) Ver. 2.100.108.2 Config. (100 20936 5 5100923E8015 0 4319E)
pdivt2a.ckt Fri Feb 15 15:01:50 1991
!
!
I
!
DIM
FREQ GHZ
RES OH
IND NH
CAP PF
LNG MIL
TIME PS
COND /OH
ANG DEG
!
I
VAR
W50=9. O0
WL4=3.60
WL2R=2
FILE:PDIVT2A.CKT
Mike Biedenbender 2/12/91
description: Touchstone simulation for Test Circuit 2
4:1 power combiner for 4 element array without RADC 20 GHz MMICs
2:1 Wilkinson power combiner designed for 20 GHz
Input microstrip lines extend to edge of substrate to measure
characteristics of 4:1 combiner
99.6% purity alumina
No laser triming of the thin film isolation resistor
Simulation for nominal 25 ohm/square sheet resistance to
provide 100 ohm isolation resistor
!Default units
!Define variables for microstrip widths and lengths
!50 ohm transmission line width
!sqrt(2)*50 ohm transmission line width
!minimum width alowed for half-wave lines to isolation resistor
WLTFR1 #0.1 1.5 3 !WIDTH USED IN ACTUAL RESISTOR
!nominal width of the thin film isolation resistor
!length of the quarter-wave sqrt(2)*5Oohm trans line
!length of the trans line perpendicular to the thin film res
!nominal sheet resistance of the thin film resistor
!actual sheet resistance of the thin film resistor
WLTFR2=I.5
LL4=55
LL2RA=62.6
RSA=25
RSAI=25
!
!
EQN
LL2RC=(IOO*WLTFR2)/RSA
! WLTFRI=WLTFR2*RSA1/RSA
I
LLZRB=(WSO/2) + LL4 - ((50*WLTFR2)/RSA)
!
CKT
!
!Define equations to determine additional trans line lengths,
llength of thin film resistor
!length of the thin filmn resistor
!determines the width of the thin film
!resistor if laser trimming is used
!trans line length to tfr
!Define dielectric and conductor parameters
37
MSUBER=9.9H=IO T=0.1 RHO=I RGH=O
Touchstone Sr. (TM) Ver. 2.100.108.2 Config. (100 20936 5 5100923E 8015 0 4319E)
pdivt2a.ckt Fri Feb 15 15:01:50 1991
TAND TAND=O.O002
!Define Test Circuit 2 - wcomb
MTEE 4 5 1WI^WL4 W2^WL4 W3^W50
MLIN 4 7 W^WL4 L^LL4 !quarter wave trans line
MLIN 5 14 W^WL4 L^LL4 !quarter wave trans llne
MTEE 7 3 9 WI^WL4 W2^W50 W3^WL2R
MTEE 2 14 15 WI^W50 W2^WL4 W3^WL2R
MLIN 9 10 W^WL2R L^LL2RA !trans line perpendicular to isolation tfr
MLIN 15 16 W^WL2R L^LL2RA Itrans line perpendicu|ar to isolation tfr
MBEND2 10 11W^WL2R
MBEND2 16 17 W^WL2R
MLIN 11 12 W^WL2R L^LL2RB
MLIN 17 18 W^WL2R L^LL2RB
Itrans line connected to isolation tfr
!trans line connected to isolation tfr
TFR 12 18 W^WLTFRI L^LL2RC RS^RSAI F=O !thin film isolation resistor
DEF3P 1 2 3 WCOMB !End of definition for Wilkinson power combiner
MLIN 100 110 W^WSO L=1293.8
WCOMB 110 111 112
MLIN 111 120 W^W50 L=436.7
MLIN 112 130 W^WSO L=436.7
WCOMB 120 121 125
WCOMB 130 131 135
!Trans line from output combiner output to
!edge of Test Circuit 2
!Output 2:1 power combiner
!Trans line from output combiner input to
!input combiner output
!Trans line from output combiner input to
!input combiner output
!Input 2:1 power combiner
!Input 2:1 power combiner
MLIN 121 122 W^WSO L=188.5
MCURVE 122 123 W^W50 ANG=90 RAD=250
MLIN 123 101 W^WSO L=750
!Trans lines and curve from
!input power combiner to edge of
!Test Circuit 2
MLIN 125 126 W^WSO L=188.5
MCURVE 126 127 W^W50 ANG=-90 RAD=250
MLIN 127 102 W^W50 L=750
!Trans lines and curve from
linput power combiner to edge of
!Test Circuit 2
MLIN 131 132 W^W50 L=188.5
MCURVE 132 133 W^W50 ANG=90 RAD=250
MLIN 133 103 W^W50 L=750
!Trans lines and curve from
!input power combiner to edge of
!Test Circuit 2
MLIN 135 136 W^W50 L=188.5
MCURVE 136 137 W^WSO ANG=-90 RAD:250
MLIN 137 104 W^WSO L=750
!Trans lines and curve from
!input power combiner to edge of
!Test Circuit 2
DEF5P 100 101 102 103 104 WCOMB41A !Define 5 port combiner
!End of definition for Test Circuit 2
WCOMB41A 200 201 202 203 204 !Retrieve 5 port combiner
RES 204 0 R=50 ITerminate a port to make 4 port network
38
! !to allow Touchstone output calculation
Touchstone Sr. (TM) Ver. 2.100.108.2 Config. (100 20936 5 5100923E 8015 0 4319E)
pdivt2a.ckt Fri Feb 15 15:01:50 1991
!
!
!
OUT
WCOMB41 DB IS1I] GR i
WCOMB41 DB!S21 ] GRIA
WCOMB41 DBLS22J GRI
WCOMB41DB[S32] GRI
WCOMB41 DB[S42] GRI
!
I
!
FREQ
SWEEP
!
!
GRID
RANGE 18 21 0.2
GRI -50 0 5
GRIA -10 0 1
OPT
!
!
I
!
DEF4P 200 201 202 203 WCOMB41 !Define 4 port from 4-way combiner
!Specify output parameters to determine
!Return loss at output combiner output
IInsertion loss thru 2 Wilkinson combiners
!Return loss at any input port
!Isolation between inputs of same input combiner
!Isolation between inputs of different input
!combiners
!Define frequency range for sweeping and optimization
18 21 0.1 !Center frequency of design is 19.7 GHz
!Define grids for display
!Optimization used to determine quarter-wave transmission line
!length and width, length of isolation trans lines
!To optimize, WL4, LL4, AND LL2RA must be made variable
!Example: change LL4=55 to LL4 # 40 55 80
RANGE 18 21
WCOMB41 DB[S22] <-15 1
WCOMB41 DB[S32] {-15 1
WCOMB41 DB[S11] {-15 1
WCOMB41 DB[SI2] >-6.5 1
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Touchstone Sr. (TM) Ver. 2.100.108.2 Config. (100 20936 5 5100923E 8015 0 4319E)
pdivt3a.ckt Tue Feb 12 14:33:01 1991
l
!
I
!
I
!
!
I
I
!
I
!
DIM
FREQ GHZ
RES OH
IND NH
CAP PF
LNG MIL
TIME PS
COND /OH
ANG DEG
!
VAR
W50=9.00
WL4=3.60
WL2R=2
I
WLTFRI=I.5
FILE:PDIVT3A.CKT
Mike Biedenbender 2/12/91
description: Touchstone simulation for Test Circuit 3
4:1 power combiner for 4 element array without RADC 20 GHz
MMICs with microstip in place of MMICs up to antenna feedthroughs
2:1 Wilkinson power combiner designed for 20 GHz
99.6% purity alumina
No laser trimming of the thin film isolation resistor
Simulation for nominal 25 ohm/square sheet resistance to
provide 100 ohm isolation resistor
tDefault Units
IDefine variables for microstrip widths and lengths
150 ohm transmission line width
Isqrt(2)*50 ohm transmission line width
!minimum width allowed for half-wave lines to isolation resistor
IActual width of the thin film isolation resistor
WLTFR2=I.5
LL4=55
LL2RA=62.6
RSA=25
RSA1=25
I
I
l
!
EQN
LL2RC=(IOO*WLTFR2)/RSA
I
I WLTFRI=WLTFR2*RSAI/RSA
I
I
LL2RB:(WSO/2) + LL4 - ((50*WLTFR2)/RSA)
!
I
CKT
I
!
!nominal width of the thin film isolation resistor
!length of the qurater-wave sqrt(2)*50 ohm trans, line
!length of the trans.l|ne perpendicular to the thin film res
!nominal sheet resistance of the thin film resistor
lactual sheet resistance of the thin film resistor
IDefine equations to determine additional trans llne lengths,
!length of thin film resistor
!length of the thin film resistor
!determines the length of the thin film
2resistor if laser trimming Is used
Itrans line length to tfr
IDefine dielectric and conductor parameters
MSUB ER=9.9 H=IO T=O.06 RHO=I RGH=O
4o
TAND TAND=O.O002
Touchstone Sr. (TM) Ver. 2.100.108.2 Conflg. (100 20936 5 5100923E 8015 0 4319E)
pdivt3a.ckt Tue Feb 12 14:33:01 1991
IDefine Test Circuit 3 - wcomb
MTEE 4 5 I WI^WL4 W2^WL4 W3^W50
MLIN 4 7 W^WL4 L^LL4 lquarter wave trans line
MLIN 5 14 W^WL4 L^LL4 Iquarter wave trans line
MTEE 7 3 9 WI^WL4 W2^W50 W3^WL2R
MTEE 2 14 15 WI^WSO W2^WL4 W3^WL2R
MLIN 9 10 W^WL2R L^LL2RA !trans llne perpendicular to isolation tfr
MLIN 15 16 W^WL2R L^LL2RA ftrans line perpendicular to isolation tfr
MBEND2 10 11 W^WL2R
MBEND2 16 17 W^WL2R
MLIN 11 12 W^WL2R L^LL2RB
MLIN 17 18 W^WL2R L^LL2RB
Itrans llne connected to Isolation tfr
Itrans line connected to isolation tfr
Ithin film isolation resistorTFR 12 18 W^WLTFR1 L^LL2RC RS^RSA1 F=O
DEF3P 1 2 3 WCOMB IEnd of definition for Wilkinson power combiner
ITrans llne from output combiner output to
ledge of Test Circuit 3
lOutput 2:1 power combiner
ITrans llne from output combiner input to
linput combiner output
ITrans line from output combiner input to
linput combiner output
IInput 2:1 power combiner
IInput 2:1 power combiner
2Trans line from input power combiner to
ledge of Test Circuit 3
ITrans line from input power combiner to
ledge of Test Circuit 3
ITrans llne from input power combiner to
ledge of Test Circuit 3
ITrans line from input power combiner to
ledge of Test Circuit 3
MLIN 100 110 W^WSO L=1293.2
WCOMB 110 111 112
MLIN 111 120 W^W50 L=436.7
!
MLIN 112 130 W^W50 L=436.7
I
WCOMB 120 121 122
WCOMB 130 131 132
MLIN 121 101W^WSO L=438.5
!
MLIN 122 102 W^WSO L=438.5
!
MLIN 131 103 W^W50 L=438.5
!
MLIN 132 104 W^WSO L=438.5
l
IReturn loss at output combiner output
IInsertlon loss thru 2 Wilkinson combiners
IReturn loss at any input port
IIsolatlon between inputs of same Input combiner
DEF5P 100 101 102 103 104 WCOMB41A IDefine 5 port combiner
I fEnd of definition for Test Circuit 3
I ....
WCOMB41A 200 201 202 203 204 IRetrieve 5 port combiner
RES 204 0 R=50 ITermlnate a port to make 4 port network
1 lto allow Touchstone output calculation
DEF4P 200 201 202 203 WCOMB41 IDefine 4 port from 4-way combiner
I
I ISpecify output parameters to determine
I
OUT
WCOMB41DB[SII] GR1
WCOMB41 DB[S21] GRIA
WCOMB41DB[S22] GRI
WCOMB41 DB[S32] GR1
41
WCOMB41DB[S42]GRI IIso]ation between inputs of different input
Touchstone Sr. (TM) Ver. 2.100.108.2 Config. (100 209365 5100923E 8015 0 4319E)
pdivt3a.ckt Tue Feb 12 14:33:01 1991
I Icomblners
I
! IDefine frequency range for sweeping and optimization
I
FREQ
SWEEP 18 21 0.1 ICenter Freq of design Is 19.7 GHz
!
I !Define grids for display
!
GRID
RANGE 18 21 0.2
GR1 -50 0 5
GRIA -10 0 1
I
I
I
I
l
I
OPT
RANGE 18 21
WCOMB41DB[S22] ( -15 1
WCOMB41DB[S32] ( -15 1
WCOMB41DB[S11] ( -15 1
WCOMB41DB[S12] ) -6.5 1
lOptimization used to determine quarter-wave transmission line
llength and width, length of isolation trans lines
!To optimize, wl4, If4, and ll2ra must be made variable
IExample: change |14=55 to If4 # 40 55 80
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ABSTRACT
Presented here are the microwave characteristics at 18 and 20 GHz of
submicron gate indium phosphide (InP) metal-insulator-semiconductor field-
effect transistors (MISFET's) for high output power density applications.
InP power MISFET's were fabricated with 0.7 _m gate lengths, 0.2 mm gate
widths, and drain-source spacings of 2, 3, or 5 _m. The output power
density was investigated as a function of drain-source spacing. The best
output power density and gain were obtained for drain-source spacings of
3 _m. At 18 GHz output power densities of 1.59 W/mm with a gain of 3.47 dB
and a power-added efficiency of 20.0_ were obtained for a drain-source
spacing of 3 _m. At 20 GHz output power densities of 1.20 W/mm with a gain
of 3.17 dB and a power-added efficiency of 13.6_ were obtained for a drain-
source spacing of 3 _m. The output power density is 2.7 times greater than
has previously been measured for InP MISFET's at 18 and 20 GHz, and the
power-added efficiency has also been increased. The output power density is
also 50_ better than recently reported for comparable gate width
pseudomorphic HEMT's at 20 GHz. The power gain was stable to within 3.0_
over 12 hours, and the drain current variation during the same time was less
than 5_.
44
I. Introduction
Indium phosphide (InP) is a compound semiconductor with
several material properties which make InP metal-insulator-
semiconductor field-effect transistors (MISFET's) especially
suited for power amplification at microwave and millimeter-wave
frequencies. InP FET's should operate at higher frequencies
than gallium arsenide (GaAs) FET's due to the higher peak and
saturation electron velocities of InP. InP is better for high-
power applications since it has a 30% higher breakdown field
and lower ionization coefficients compared to GaAs and a 55%
higher room temperature thermal conductivity compared to
GaAs [i].
The insulated gate of a MISFET also has several advantages
for power amplification. Gate leakage current is virtually
eliminated and larger positive gate voltages may be used, which
provide both charge accumulation for higher channel current as
well as higher gate-source and gate-drain breakdown voltages.
The disadvantage of an insulated gate on InP has been the
dc drain current drift with time, which has been widely
examined. Shokrani and Kapoor [2] have examined gate
insulators with reduced dc drain current drift for InP power
MISFET's, and drift mechanisms have been reviewed by Wager et
al. [3]. The InP MISFET output power at microwave frequencies
has been demonstrated to be more stable than the dc drain
current [4].
The promise offered by InP MISFET material and device
properties has been realized by record power densities in both
the microwave and' millimeter-wave region. Messick et al. [4]
have demonstrated A.5 W/mm at 9.7 GHz for InP MISFET's on n-
type epitaxial layers using a 1.4 #m gate length and a total
gate width of i mm. Biedenbender, Kapoor, Messick, and
Nguyen [5] and Shokrani et al. [6] have reported 2.4 and
2.7 W/mm, respectively, at 9.7 GHz for an all ion-implanted
version of the above device. Others have reported lower output
power densities from InP MISFET's with gate lengths from 1.2 to
0.3 _m at frequencies up to 30 GHz [7-i0]. The microwave
45
performance of power FET's is affected by the device size,
especially the gate length and the drain-source or drain-gate
spacing [Ii] . However, no investigation of the microwave
properties as a function of the drain-source spacing has been
reported for InP power MISFET's.
Presented here are the microwave results from a new 0.7 _m
gate length InP power MISFET. The new design uses a submicron
gate length for operation at high microwave frequencies and
drain-source spacings of 2, 3, or 5 _m to compare the effect of
device size on output power. Current-voltage (I-V)
characteristics are given at dc as well as power measurements
at 18 and 20 GHz including output power density, power gain,
and power-added efficiency (_add) as function of drain-source
spacing. The output power density, power gain, and power-added
efficiency at 20 GHz as a function of drain voltage are
presented. The variation of power gain and drain current as a
function of time is also examined.
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II. Experimental
Figure i shows a schematic cross section of a submicron
gate InP MISFET. The InP MISFET design was based on the
structure recently reported by the authors [5]. The InP
MISFET's investigated in this work had gate lengths of 0.7 #m.
The gate length was reduced compared to the previous
structure [5] to provide higher transconductance and power gain
for better operation at higher frequencies [12]. The length of
the channel recess was i #m. The new MISFET design included
three devices with drain-source spacings (LDs) of 2, 3, or
5 #m. The InP MISFET's with LDS-5 #m were included since these
devices have been reported to provide record output power
densities at 9.7 GHz [4]. A drain-source spacing of 5 #m is
also similar to values used for GaAs MESFET's to provide good
breakdown voltages and high reliability at 15 GHz [12] as well
as high total output power at 20 GHz [13]. The LDS-2 and 3 #m
devices were included since at higher frequencies lower gate-
source and gate-drain parasitics are often necessary despite
the lower breakdown voltages possible as device size
decreases [II].
The total gate width of the devices was 0.2 mm. Two
individual gates with a width of I00 #m were connected in
parallel to obtain the total gate width of 0.2 mm. An
individual gate width of I00 #m was used to minimize the gain
degradation that can occur for large widths as frequency
increases. The same individual gate width has recently been
reported for pseudomorphic power HEMT's at 20 GHz [14]. A
large average spacing of 114 #m between individual gates was
used to allow enough room for wire bonds to the individual
drain and gate regions. The large gate-to-gate spacing
provides the benefit of a low thermal impedance and minimizes
the temperature rise [15]. The devices were designed with ten
I00 #m wide gates and several gate bonding pads available to
provide various total gate widths of up to I mm [4]. The total
area of each device was 0.5 mmXI.4 mm.
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The starting substrate material used for InP MISFET's was
a 2-in-diameter semi-insulating (Fe-doped) InP wafer. The
surface orientation of the substrate was <I00> with a 2°
misorientation to the closest <Ii0> directions. Initial
cleaning of the InP was done using a sequence of
trichloroethylene, acetone, and methanol for degreasing. After
degreasing the InP was rinsed in deionized H20 (DI H20)
followed by a solution of I:I DI H20:HF for surface oxide
removal, and a final DI H20 rinse and nitrogen blow dry.
Additional details of the InP cleaning procedure have been
previously described by Valco, Kapoor, Biedenbender, et
al. [16,17].
The InP layers used for the fabrication of the MISFET's
have been grown by low pressure metal organic vapor phase
epitaxy (MOVPE) in a commercial AIXTRON AIX 200 horizontal
reactor as widely used for industrial compound semiconductor
production. The design and the variety of processes for which
this reactor type have been applied are described
elsewhere [18].
A 0.3 _m thick n-type epitaxial layer with a carrier
concentration of 3x1017 cm"3 was grown directly on the semi-
insulating substrate by MOVPEwithout an unintentionally doped
buffer layer as shown in Fig. i. As precursors for the
preparation of the InP epitaxial layer trimethylindium (TMIn)
and 100% concentrated phosphide (PH3) were used. For n-type
doping silicon was incorporated in the layers by introducing
diluted SiH4 (2% in SiH4) as a source material into the growth
atmosphere. The TMIn was transported from a stainless steel
cylinder thermostated at 17 C. The cylinder was electronically
pressure controlled for extremely stable evaporation rates.
The carrier gas in the reaction cell was Pd diffused H 2.
All gas flows were accurately controlled by electronic
mass flow controllers and pneumatically operated valves. For
extremely sharp interface formation all precursors were
switched by a zero dead volume high speed vent/run switching
manifold.
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For obtaining highly pure and uniform semiconductor layers
on large substrate surfaces the application of low pressure
growth processes with high gas velocities have been proven to
be advantageous. The reactor included an electronic control
unit for the chamber pressure. The present work has been
performed on a static susceptor.
For obtaining pure and uniform InP layers the growth
temperature was adjusted at 600 C, the reactor pressure was
held at 15 Torr, and the total flow rates were adjusted to
achieve a gas velocity of 2.2 m/sec. The growth rate for the
bulk layer was 2.5 _m/hr at a TMIn pressure of 3 mTorr and a
V/Ill ratio of 500. At the target doping for the epitaxial
layer, 3xlO 17 cm "3, the electron mobility at 77 K was
5000 cm2/Vsec. The crystalline properties of the grown layer
were excellent, as shown by a FWHM of less than 15" of the
<00A> Bragg reflection line in the DCXD spectrum. The surface
morphology was featureless in optical microscopy.
Figure 2 illustrates cross sections of the fabrication
sequence for the InP MISFET's. Step A of Fig. 2 shows
photolithography for the mesa isolation etch. Mesa etching was
done using I0 wt.% HIO 3 in DI H20. Step B of Fig. 2 shows the
source and drain ohmic contacts. The metal patterns were
defined by a liftoff technique. The ohmic contacts consisted
of a 1500 A Au:Ge layer and a I000 A Au overlayer alloyed at
405 C for lh min. Step C of Fig. 2 shows the active channel
gate recess. A photoresist mask was used during etching in
30:1 DI H20:HBr with I drop of H202 for each 20 ml of solution.
St_p D of Fig. 2 shows the silicon dioxide gate insulator
deposition. The silicon dioxide was deposited at 250 C using a
Technics Planar-Etch II-A plasma reactor, operated at 13.56 MHz
with automatic matching. The flow rates used during deposition
were 55 sccm nitrous oxide and 23 sccm silane, and the
deposition pressure was 350 mTorr. The rf power used was 50 W,
corresponding to a power density of 85 mW/cm 2. The details of
silicon dioxide deposition on InP have been reported by
Shokrani and Kapoor [2]. After deposition the gate insulator
was annealed at 300 C for i hr in pure H 2.
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A i000 A gate insulator thickness was reported by '
Biedenbender, Kapoor, Messick, and Nguyen [5] for a 1.4 _m gate
length InP power MISFET at 9.7 GHz. A thinner dielectric can
be expected for smaller gate lengths and higher frequencies. A
gate insulator thickness of 700 A has been used by Gardner et
al. [9] up to 20 GHz and by Saunier et al. [I0] at 30 GHz. The
gate insulator thickness used in this investigation was 630 A.
The saturation current density was measured to be =I A/mm after
the gate recess and gate insulator deposition and anneal.
Saunier et al. [i0] have reported the same saturation current
density for millimeter-wave operation.
Step E of Fig. 2 shows the gate metal and submicron
lithography for the InP MISFET's. The submicron lithography
was a variation of the multi-level portable-conformable-mask
technique [19]. A thick bottom resist (=i.I #m) was used to
planarize the gate region. A i000 A layer of SiO 2 was
deposited on the bottom resist by e-beam evaporation. Finally,
a thin (=2000 A) resist was spun on the e-beam oxide. The thin
top imaging resist was exposed using a 0.5 _m mask and
developed. The pattern was transferred to the e-beam SiO 2
using a CF4/O 2 plasma etch. Because of the isotropic nature of
the plasma used the feature size obtained in the SiO 2 layer
increased to 0.7 _m. The bottom resist was opened using an
oxygen plasma, and the remaining e-beam oxide layer defined the
gate during a subsequent metal evaporation and liftoff. The
gate metal was 200 A Ti and 4000 A Au. Bonding pads to the
submicron gates were patterned in a separate, conventional
liftoff lithography and were also Ti/Au.
Step F of Fig. 2 shows openings etched in the SiO 2 to the
source and drain contact regions. A 4000 A Au overlayer was
deposited in the openings to assist the current handling of the
devices and to ensure easy wire bonding. The InP samples were
thinned to -i00 m to decrease the thermal impedance of the
devices, and were scribed into individual MISFET's. A 200
Ti layer and a 4000 A Au overlayer were deposited on the sample
back to aid heat dissipation.
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Microwave power measurements for the completed InP
MISFET's were obtained using a test fixture with microstrip
input and output circuits shown in Fig. 3. The dc bias was
applied through an rf choke consisting of a high impedance
transmission line in series with low impedance radial stubs.
The rf choke was designed for bias currents up to 1.5 A.
External chip capacitors across microstrip gaps were used as dc
blocks near the test fixture input and output. The circuit
design was optimized using commercially available software from
20 to 40 GHz for a wide range of operation. To accommodate the
range of device impedances resulting from different drain-
source sizes and operation at different frequencies, impedance
matching was done empirically using external metal stubs close
to the transistor.
The microstrip circuits were epoxied to a gold-plated
brass block. The transistors were mounted on a metal ridge
between the input and output circuits. Electrical connections
to the gate and drain were made by i mil diameter wire bonds to
the input and output microstrips, respectively. An
electrically and thermally conductive silver-loaded epoxy was
used for mounting the device and electrical connection to the
source. Electrical connections between the test fixture
microstrip and measurement system were made using 2.4 mm coax
to microstrip launchers with a frequency range up to 50 GHz.
Figure 3 shows the test fixture with the coax-to-microstrip
launchers. Figure 4 shows a test fixture with a mounted
transistor.
A calibration fixture to account for test fixture
insertion loss was made with a microstrip through line in place
of the transistor. Power measurements of InP MISFET's reported
below have been corrected for the minimum calibration fixture
insertion loss measured using external tuning at 18 and 20 GHz.
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III. Results
Figure 5 shows a typical l-V characteristic for an InP
power MISFET with LDS-2 _m and W-0.2 mm. The gate voltage
ranges from 0 to -I0 V in I V steps. The extrinsic
transconductance is at least 75 mS/mm for gate voltages greater
than -4 V. The zero gate voltage saturation current is =i A/mm
at a drain voltage of 5 V. The transconductance and current
density are representative values for all devices. For LDS-3
and 5 _m the saturation drain voltage increases as expected
with device size to =3.8 and =4.1 V, respectively. As
reported elsewhere, the InP MISFET channel current can not be
pinched off in the normal curve tracer dc sweeping mode
[2,4,6,10]. However, previous results have shown the channel
can be pinched off using a curve tracer which applies the gate
voltage in 80 _sec pulses [4,5,10]. Similar decreases in
drain current using pulsed gate voltages compared to dc
sweeping have also been reported for GaAs power MESFET's [20].
The drain-source breakdown voltages for the I-V
measurements in Fig. 5 are 6 V for LDS-2 and 3 _m and 8 V for
LDS-5 _m. These voltages are comparable to the 6 V drain bias
reported by Saunier et al. [I0] for 30 GHz devices with
LDS-I.5 _m and a drain current density of i A/mm. However,
they are lower than the drain voltages of 9 to 18 V reported
for other InP MISFET's between 4 and 20 GHz with drain current
densities of 70 to 660 mA/mm [4-10]. The gate-drain and gate-
source breakdown voltages are >25 V for all devices.
Figures 6a and 6b show measurements at 18 and 20 GHz,
respectively, of output power density, power-added efficiency,
and power gain as a function of LDS. The gate width is 0.2 mm
and the gate voltage is zero for all measurements. At both
frequencies the output power density and power gain for
conditions used to obtain high output power are best for
LDS-3 _m, second for LDS-2 _m, and lowest for LDS-5 _m.
In Fig. 6a at 18 GHz for LDS-2 _m the input power, drain
voltage, and drain current density are 21.55 dBm, 6.0 V, and
603 mA/mm, respectively. For LDS-3 _m the input power, drain
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voltage, and drain current density are 21.55 dBm, 7.0 V, and
625 mA/mm, respectively. For LDS-5 _m the input power, drain
voltage, and drain current density are 19.55 dBm, 7.0 V, and
589 mA/mm, respectively. The output power density for all
device sizes is greater than previous measurements for InP
MISFET's at 18 GHz [9]. For LDS-3 _m the output power density
is up to 1.59 W/mm, which is better by a factor of 2.7. The
total output power (up to 318 mW) is comparable to the total
powers obtained from larger gate width InP MISFET's at these
frequencies [9]. The power-added efficiencies of 23.0 and
20.0% for the LDS-2 and 3 _m devices, respectively, are also
improvements for InP MISFET's measured at 18 GHz. The power-
added efficiency for LDS-5 m is 12.7% and is less than the
value of 15.7% previously achieved at 18 GHz [9].
In Fig. 6b at 20 GHz for LDS-2 #m the input power, drain
voltage, and drain current density are 18.63 dBm, 5.6 V, and
690 mA/mm, respectively. For LDS-3 _m the input power, drain
voltage, and drain current density are 20.64 dBm, 7.0 V, and
654 mA/mm, respectively. For LDS-5 _m the input power, drain
voltage, and drain current density are 19.65 dBm, 6.0 V, and
603 mA/mm. At 20 GHz the LDS-5 #m device has a low power gain
less than 2 dB. However, there is over 3 dB gain for the LDS-3
and 2 _m devices, which again have output power densities
better than has been reported for larger gate width InP
MISFET's providing comparable total output power (up to
240 mW) at 20 GHz [9]. For LDS-3 #m the output power density
is up to 1.20 W/mm, which is again better by a factor of 2.7
compared to previous measurements at 20 GHz. For LDS-3 _m _add
is improved to 13.6%. At 23 GHz the best gain that could be
obtained for any of the devices was only 2.1 dB.
The reason for the best output power being available for
LDS-3 _m is probably due to the tradeoff between lower
parasitics for smaller devices and higher breakdown voltages
for bigger devices. Although parasitics are lower for
LDS-2 _m, the drain voltage is higher for LDS-3 _m. At 18 GHz
the output power is less for LDS-5 #m even though the drain
voltage is the same as for LDS-3 _m. At 20 GHz the maximum
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drain voltage decreases for LDS-5 #m and power gain and output
power are low.
Figure 7 shows microwave power measurements at 20 GHz of
output power density, power gain, and power-added efficiency as
a function of drain voltage. The measurements are for a device
with W-0.2 mm and LDS-3 #m. The maximum output power density
at 20 GHz is 1.20 W/mm, with a corresponding gain of 3.17 dB
and power-added efficiency of 13.6_. The input power is
20.6 dBm; it is the highest examined at 20 GHz for this device
and the gain in Fig. 7 is compressed for all drain voltages.
The power gain, Pout, and _add all increase with drain voltage.
At 18 GHz the same device had a maximum output power density of
1.59 W/mm, with a corresponding gain of 3.47 dB and power-added
efficiency of 20.0_ for a drain voltage of 7.0 V and
Pin-21.6 dBm.
The drain current decreases with increasing microwave
input power as has been previously observed for InP
MISFET's [4,5,10]. The saturation current density for the
device in Fig. 7 at 18 and 20 GHz is 654 mA/mm for
Pin-20.6 dBm and a drain voltage of 7.0 V. The decrease in
drain current with Pin has been attributed to a change in the
charge status of states near the InP-insulator interface [4,5],
although a mechanism for the response of such states at the
high frequencies involved is yet to be developed. Another
possible cause for the decreased current is the nonlinear
output characteristics that can occur as the device is driven
into compression [21]. The lower drain current results in
higher drain-source breakdown voltages compared to dc values.
The maximum drain voltages that can be used with rf power
applied are 8 V for LDS-2 or 3 #m and 9 V for LDS-5 #m. When
high drain voltages are used to obtain maximum output power, a
high input power must also be applied for a low drain current.
Reducing Pin while a high drain voltage is applied results in
increased current and thermal breakdown of the transistor. The
change in drain current limits the range of Pin for
measurements of Pout versus Pin under constant bias
conditions.
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Figure 8 shows the power gain and drain current variation
over a 12 hour period. The measurements are at 18 GHz for a
LDS-3 _m device. The microwave input power was set to an
initial value of 15.66 dBm. The gate voltage was 0 V. At
t-O sec the drain voltage was changed from 1.5 V to 5.5 V. The
gain and drain current density at t-0 sec were 3.60 dB and
721 mA/mm, respectively. The microwave power source had a
power variation of 0.15 dB during the measurement time, so the
power gain variation is shown instead of the output power
variation to eliminate the effect of the input power
variation. The power gain was stable to within 3.0%, which
corresponds to an overall change of 0.13 dB. The drain current
showed an initial increase of 2.0% and later decreases of as
much as 2.4%. The power gain stability is slightly less than
the output power stability of 2% over 167 hours previously
reported for 1.4 _m gate length power MISFET's [4]. However,
the drain current change is better than the value of 10%
observed for the 1.4 _m gate length MISFET's [4].
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IV. Summary
InP power MISFET's were fabricated with a 0.7 _m gate
length. Different device sizes were examined with gate widths
of 0.2 mm and drain-source spacings of 2, 3, and 5 #m.
Current-voltage measurements at dc indicated extrinsic
transconductances of up to 75 mS/mm. The drain-source
breakdown voltages were 6 to 8 V. The gate-source and gate-
drain breakdown voltages were >25 V. Power measurements at 18
and 20 GHz showed output power densities up to 2.7 times
greater than previously observed at these frequencies for InP
MISFET's, and power-added efficiency was also improved. At
18 GHz for a drain-source spacing of 3 #m the output power was
318 mW (1.59 W/mm) with a gain of 3.47 dB and a power-added
efficiency of 20.0%. At 20 GHz for a drain-source spacing of
3 _m the output power was 240 mW (1.20 W/mm) with a gain of
3.17 dB and a power-added efficiency of 13.6%. The output
power density for the 0.2 mm gate width InP MISFET's here is
50% greater than the value of 0.8 W/mm recently reported at
20 GHz for 0.15 mm gate width pseudomorphic HEMT's with 0.25 _m
gate lengths [14].
The best output power density and gain were obtained for
drain-source spacings of 3 _m. The maximum drain voltage was
lower for 2 _m drain-source space devices as was the gain and
output power density. Devices with a 5 #m drain-source space
had lower gain and output power density despite comparable
maximum drain voltages to the 3 _m drain-source space devices.
The power gain was stable to within 3.0% over 12 hours. The
drain current variation was less than 5% during the same time
period.
The gain was less than 3 dB and the output power density
was low for gate widths greater than 0.2 mm. The total output
power of the InP MISFET's here may be improved if the drain-
source breakdown voltage can be increased through optimization
of the device processing. Although excellent output power
densities and power-added efficiencies have been achieved for
gate widths of 0.2 mm, the maximum drain voltages that can be
56
used are relatively low compared to most other InP MISFET's.
Several parameters including the drain saturation current
resulting from the gate recess, channel thickness, and channel
doping density could be investigated to increase the drain-
source breakdown voltages for the InP MISFET's here. Higher
breakdown voltages may provide even better output power density
and enhance the operation of larger gate width InP MISFET's for
higher total power. The total output power may also be
improved through the use of a different device topology for
better power combining, such as air bridge connections and
source vias commonly used in commercial devices.
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Figures
Figure I Schematic cross section of a submicron gate InP power
MISFET.
Figure 2 Fabrication process cross sections for a submicron
gate InP power MISFET.
Figure 3 Photograph of microwave test fixture with coax-to-
microstrip launchers.
Figure 4 Photograph of microwave test fixture with a mounted
submicron gate InP power MISFET.
Figure 5 I-V characteristics for a InP power MISFET with a
0.2 mm gate width and a 2 _m drain-source space.
Figure 6 Output power density, power gain, and power-added
efficiency as a function of drain-source spacing at
18 (a) and 20 GHz (b) for a InP MISFET with a 3 _m
drain-source space.
Figure 7 Output power density, power gain, and power-added
efficiency as a function of drain voltage at 20 GHz
for a InP MISFET with a 0.2 mm gate width and a 3 _m
drain-source space.
Figure 8 Time dependence of power gain and drain current.
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